Paper Information

Title: 

ANALYTICAL EVALUATION OF A NEW ERROR DETECTION SCHEME

Type: PAPER
Author(s): RAJABZADEH AMIR,MOHANDESPOUR MIRZAD,MIREMADI GHASSEM
 
 
 
Name of Seminar: CONFRANCE SALANE ANJOMANE COMPUTER IRAN
Type of Seminar:  CONFERENCE
Sponsor:  Anjomane Computer Iran
Date:  2004Volume 9
 
 
Abstract: 

INCREASING USE OF COMMERCIAL OFF-THE-SHELF (COTS) SUPERSCALAR PROCESSORS IN INDUSTRIAL, EMBEDDED, AND REAL-TIME SYSTEMS NECESSITATES THE DEVELOPMENT OF ERROR DETECTION MECHANISMS FOR SUCH SYSTEMS. THIS PAPER PRESENTS AN ERROR DETECTION SCHEME CALLED COMMITTED INSTRUCTIONS COUNTING (CIC) TO INCREASE ERROR DETECTION IN COTS SUPERSCALAR PROCESSORS. THE SCHEME IS ANALYTICALLY EVALUATED BASED ON PROBABILISTIC MODELS OF CONTROL FLOW ERRORS (CFES). THE RESULTS SHOW THAT THE MINIMUM ERROR DETECTION COVERAGE VARIES BETWEEN TO 92.16% AND 96.29%, FOR DIFFERENT WORKLOADS.

 
Keyword(s): COTS PROCESSORS, FAULT INJECTION, ERROR DETECTION COVERAGE, PERFORMANCE MONITORING, ANALYTICAL EVALUATION
 
Yearly Visit 14   pdf-file tarjomyar
 
Latest on Blog
Enter SID Blog