Click for new scientific resources and news about Corona[COVID-19]

Paper Information

Journal:   ELECTRONIC INDUSTRIES   SPRING 2017 , Volume 8 , Number 1 ; Page(s) 99 To 110.
 
Paper: 

DESIGN OF ERROR DETECTING SERIAL MULTIPLIERS IN REVERSIBLE LOGIC

 
 
Author(s):  ESLAMI F., VALINATAYEJ M., JAZAYERI H.
 
* 
 
Abstract: 

Power consumption is one of the most challenging issues in design of electronic circuits. Reversible logic is a solution for power optimization. In this paper, we propose three fault-tolerant serial multiplier designs based on the reversible logic with error detection capability. The first proposed serial multiplier which is based on the Booth’s algorithm utilizes a new arrangement of reversible gates. The second proposed serial multiplier for signed numbers is based on a newer algorithm called the K algorithm. This algorithm requires less cost compared to the Booth's algorithm.
The third proposed fault-tolerant serial multiplier which is optimized for unsigned number multiplication is based on the conventional Add & Shift method. The comparative results show that the proposed multipliers are much better than the existing designs considering the main criterions used in reversible logic circuits which include quantum cost, number of gates, number of garbage outputs, delay, and computational complexity.

 
Keyword(s): BOOTH’S ALGORITHM, SERIAL MULTIPLIER, ERROR DETECTION, PARITY PRESERVING, FAULT TOLERANCE, REVERSIBLE LOGIC
 
 
References: 
  • ندارد
  •  
 
Click to Cite.
APA: Copy

ESLAMI, F., & VALINATAYEJ, M., & JAZAYERI, H. (2017). DESIGN OF ERROR DETECTING SERIAL MULTIPLIERS IN REVERSIBLE LOGIC. ELECTRONIC INDUSTRIES, 8(1 ), 99-110. https://www.sid.ir/en/journal/ViewPaper.aspx?id=569844



Vancouver: Copy

ESLAMI F., VALINATAYEJ M., JAZAYERI H.. DESIGN OF ERROR DETECTING SERIAL MULTIPLIERS IN REVERSIBLE LOGIC. ELECTRONIC INDUSTRIES. 2017 [cited 2021May11];8(1 ):99-110. Available from: https://www.sid.ir/en/journal/ViewPaper.aspx?id=569844



IEEE: Copy

ESLAMI, F., VALINATAYEJ, M., JAZAYERI, H., 2017. DESIGN OF ERROR DETECTING SERIAL MULTIPLIERS IN REVERSIBLE LOGIC. ELECTRONIC INDUSTRIES, [online] 8(1 ), pp.99-110. Available: https://www.sid.ir/en/journal/ViewPaper.aspx?id=569844.



 
 
Yearly Visit 59 Persian Abstract
 
Latest on Blog
Enter SID Blog