Click for new scientific resources and news about Corona[COVID-19]

Paper Information

Journal:   NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR   SUMMER 2016 , Volume 14 , Number 2; Page(s) 163 To 169.
 
Paper: 

A FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NETWORKS-ON-CHIP

 
 
Author(s):  TAGHIZADEH FIROOZJAEE M.*, VALINATAJ M., MANSOURI M.
 
* DEPT. OF ELEC. AND COMP. ENG., BABOL NOSHIRVANI UNIVERSITY OF TECHNOLOGY, BABOL, I.R. IRAN
 
Abstract: 

The performance of Networks-on-Chip is highly dependent to the incorporated routing algorithms. In recent years, many routing algorithms have been proposed for 2D and 3D Networks-on-Chip. In 3D integrated circuits, different devices are stacked through silicon via in which the vertical connections are vulnerable to manufacturing process variations. Therefore, because of the high impact of faulty links or nodes on the performance of a Network-on-Chip, utilizing a fault-tolerant routing algorithm is of great importance especially for 3D Networks-on-Chip in which the vertical links are more vulnerable. In this paper, a new fault-tolerant routing algorithm called FT-ZXY is proposed to be used in 3D Networks-on-Chip. This routing method is capable of tolerating multiple vertical faulty links in addition to single horizontal faulty links without using any virtual channels thus incurs a very low hardware overhead. Experimental results reveal that the proposed routing algorithm has more reliability compared to the previous designs while incurs less latency and requires lower area and power overheads.

 
Keyword(s): NETWORK-ON-CHIP (NOC), 3D NOC, ROUTING ALGORITHM, FAULT-TOLERANCE, RELIABILITY
 
References: 
  • ندارد
 
  Persian Abstract Yearly Visit 103
 
Latest on Blog
Enter SID Blog