Click for new scientific resources and news about Corona[COVID-19]

Paper Information

Journal:   NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ   SPRING 2018 , Volume 16 , Number 1 ; Page(s) 37 To 42.
 
Paper: 

Reducing Off-State Current In Nano-Scale Double Gate Junctionless Field Effect Transistor (Dgjl-Fet) Using Doping Engineering Of Channel Region

 
 
Author(s):  Kalantari S., Vadizadeh M.*
 
* DEPT. OF ELEC. ENG., ABHAR BRANCH, ISLAMIC AZAD UNIVERSITY, ABHAR, I. R. IRAN
 
Abstract: 
Scaling the channel length leads to the increased leakage current of double gate junctionless field effect transistor (DGJL-FET) and, as a result, the increased power consumption in OFF-state. The present paper proposes a new structure for reducing the leakage current in DGJL-FET, which is called modified DGJL-FET. In this structure, the channel doping under the gate is the same as the drain and source doping but higher than the mid-channel doping. The simulation results indicated that reducing the thickness of the doped layer under the gate, D, resulted in the reduced OFF-state current. For the proposed device with 10 nm channel length, the OFF-state current is less than that in the regular DGJL-FET by two orders of magnitude. Performance of the regular DGJL-FET and modified DGL-FET for different channel lengths is compared based on the IOFF/ION ratio, sub-threshold slope (SS), and intrinsic gate delay. For modified DGJL-FET, the mid-channel doping and Dare considered as additional parameters for improving the device’s performance in nanometer regime. The simulation results indicated that in the proposed device with channel length of 15 nm, values of SS and IOFF/ION ratio are improved compared to the regular DGJL-FET by 14% and 106 orders of magnitude, respectively.
 
Keyword(s): DOUBLE-GATE JUNCTIONLESS FIELD EFFECT TRANSISTOR (DGJL-FET), GATE DELAY, SUB-THRESHOLD SLOPE, DOPING ENGINEERING, IOFF/ION RATIO
 
 
International related papers: 
 
Most related Highly related Moderately related Least related
 
References: 
  • Not Registered.
  •  
  •  
 
Citations: 
  • Not Registered.
 
+ Click to Cite.
APA: Copy

KALANTARI, S., & VADIZADEH, M. (2018). REDUCING OFF-STATE CURRENT IN NANO-SCALE DOUBLE GATE JUNCTIONLESS FIELD EFFECT TRANSISTOR (DGJL-FET) USING DOPING ENGINEERING OF CHANNEL REGION. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, 16(1 ), 37-42. https://www.sid.ir/en/journal/ViewPaper.aspx?id=576126



Vancouver: Copy

KALANTARI S., VADIZADEH M.. REDUCING OFF-STATE CURRENT IN NANO-SCALE DOUBLE GATE JUNCTIONLESS FIELD EFFECT TRANSISTOR (DGJL-FET) USING DOPING ENGINEERING OF CHANNEL REGION. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ. 2018 [cited 2022January27];16(1 ):37-42. Available from: https://www.sid.ir/en/journal/ViewPaper.aspx?id=576126



IEEE: Copy

KALANTARI, S., VADIZADEH, M., 2018. REDUCING OFF-STATE CURRENT IN NANO-SCALE DOUBLE GATE JUNCTIONLESS FIELD EFFECT TRANSISTOR (DGJL-FET) USING DOPING ENGINEERING OF CHANNEL REGION. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, [online] 16(1 ), pp.37-42. Available: https://www.sid.ir/en/journal/ViewPaper.aspx?id=576126.



 
 
Persian Abstract Yearly Visit 68
 
 
Latest on Blog
Enter SID Blog