لینک های مفید

عضویت در خبرنامه
کارگاه‌های آموزشی
سرویس ترجمه تخصصی STRS
فیلم‌های آموزشی
بلاگ مرکز اطلاعات علمی
سرویس‌های ویژه
موضوعات داغ بهار 1400
New Configuration of Power Electronic Converter for Photovoltaic Systems with a New Inverter Topology

Mostafa Barzegar Kalashani*, Murtaza Farsadi
Department of Electrical Engineering
Urmia University
Urmia, Iran
*mostafa.barzegar1368@gmail.com

Abstract—In this paper, a new power electronic converter is suggested for photovoltaic systems. This power electronic conversion system includes a multi-output DC-DC boost converter and a new multilevel inverter topology. This structure uses less number of components such as power switches, gate drivers and diodes. A comparison is drawn between proposed inverter topology, classical and other proposed multilevel inverter topologies to represent the merits of the proposed inverter. Fundamental frequency switching method is presented for triggering power switches. Two different topologies are simulated to confirm the operation of proposed structure through MATLAB/Simulink software.

Keywords—multilevel inverter; fundamental frequency; multi-output DC-DC; boost converter

I. INTRODUCTION

Environmental concerns about reducing fossil fuels, increasing insalubrious gasses and global warming provide the stimulus to research clean energy sources. Solar energy power generation is one of these energy sources which has no air pollution and is an efficient way to generate electricity [1], [2].

Photovoltaic (PV) systems need a power electronics interface in grid-connected or load connected because it converts the dc power generated by solar cell array into ac power [3]. Fig. 1 indicates the basic structure of a PV power conversion system.

In this paper, the challenge is to link the DC generated voltage by the photovoltaic system with output load. DC-DC converters are widely used in renewable energy systems [2]. Recently, various multi-output DC-DC converters have been presented. Multi-output DC-DC converters are more efficient compared to using several separate single output power supplies [4]. In [5], a new multi-output dc–dc boost converter has been presented which can be used as a front-end converter to boost the inverter’s dc link voltage for grid connection system. By adjusting this converter, the dc voltage across each capacitor can be adjusted to a desired voltage level and the main problem associated with balancing the capacitors’ voltages is solved.

Generally, three main structures of the multilevel inverters have been presented: the neutral point clamped (NPC) [6], flying capacitor [7], [8] and cascaded H-bridge (CHB) inverter [9], [10]. The NPC multilevel inverter needs multiple clamping diodes to synthesize the different voltage levels across the output. The main disadvantage of this structure is unbalanced capacitor’s voltage which is used in series to divide up the DC bus voltage into a set of output voltage levels. Also, using more number of diodes and switches is the other disadvantage of this topology. The FC multilevel inverters generate multilevel output voltage waveform based on clamping and balancing capacitors instead of diodes. The FC structure also requires more number of capacitors and switches in high levels and these requirements increase the cost and control complexity for capacitors voltage balancing [11]. The CHB inverter has been considered because it is modular and simple in control. Although this topology is able to generate high levels, it needs more number of switches and gate drivers [12].

Up to now, different multilevel inverter topologies have been submitted in the literature. In [12]-[14], different symmetric cascaded multilevel inverters have been presented. The main disadvantages of these presented topologies are the high required number of power switches, insulated gate bipolar transistors (IGBTs), power diodes and driver circuits.

In this paper, a new topology of symmetric multilevel inverter has been recommended for photovoltaic systems application. This inverter topology is able to generate high level output voltage waveform with the reduced number of power electronic components.

Additionally, various modulation techniques have been presented for multilevel inverters such as selective harmonic elimination (SHE-PWM), sinusoidal pulse width modulation (SPWM), space vector modulation (SVM), Fundamental Frequency Switching and so on [7], [11], [15],...
II. PROPOSED STRUCTURES

A. First Proposed Structure

Fig. 2 shows the basic configuration of recommended power conversion system. This structure includes a three-output DC-DC boost converter and a basic structure of new suggested multilevel inverter.

The basic operation and concept of three-output boost converter is completely discussed in [5]. Each capacitor of DC-DC converter has identical values and is given by

\[ \frac{V_C}{V_{in}} = \frac{1}{1 - D} \]  

(1)

Where \( V_{in} \) is the input voltage, \( V_1 = V_2 = V_3 = V_C \) are the capacitors voltages and \( D \) is the duty cycle of boost converter which is controlled by switch \( T \) to produce appropriate each capacitor voltage. In this configuration, the three-output boost converter has connected to the suggested seven-level inverter. This multilevel inverter uses 10 IGBT switches. As this inverter topology is able to generate only positive voltage levels at first section, it is necessary to use an H-bridge inverter for generating negative levels which indicated as a second section in Fig. 2. Table I shows the different switches states to generate different seven-levels. It is noticeable that there are several switching states for generating zero state and only one of them is shown. In this table, 1 and 0 indicate the ON and OFF states of the switches, respectively.

![Fig. 2. The basic configuration of recommended structure.](image)

<table>
<thead>
<tr>
<th>States</th>
<th>Switches States</th>
<th>Output Voltage (V_o)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1 1 0 0 1 0 1 1 1 0 0</td>
<td>+V_C</td>
</tr>
<tr>
<td>2</td>
<td>1 0 0 1 1 0 1 1 0 0</td>
<td>+2V_C</td>
</tr>
<tr>
<td>3</td>
<td>1 0 0 1 1 0 0 0 1 1</td>
<td>-V_C</td>
</tr>
<tr>
<td>4</td>
<td>0 1 0 1 1 0 1 1 0 0</td>
<td>+2V_C</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 1 1 0 0 0 1 1</td>
<td>-2V_C</td>
</tr>
<tr>
<td>6</td>
<td>0 0 1 0 1 0 1 1 0 0</td>
<td>+3V_C</td>
</tr>
<tr>
<td>7</td>
<td>0 0 1 0 1 0 0 0 1 1</td>
<td>-3V_C</td>
</tr>
</tbody>
</table>

If \( K (K \geq 3) \) is the number of dc bus capacitors which is generated by DC-DC boost converter, then the number of levels is given by:

\[ N_{level} = 2K + 1 \]  

(2)

It is important to note that the dc bus capacitors in fig. 3 are shown as \( V_1, V_2, ..., V_K \) in fig. 3.

For this topology, the number of main switches, IGBTs and gate drivers are equal with:

\[ N_{switch} = N_{IGBT} = N_{driver} = 2K + 4 \]  

(3)

Considering (2) and (3), the number of IGBTs versus the number of output levels can be calculated as

![Fig. 3. Suggested multilevel boost inverter (MLBI).](image)
B. Second Proposed Structure

For generating more number of levels with less number of power electronic elements, cascaded multilevel inverter can be used. The number of power electronic elements versus the number of output voltage waveform levels defines the complexity, cost and reliability. Also, increasing the number of dc bus capacitor’s voltage to generate more number of levels makes difficulties in balancing. Therefore, to prevent these problems, a three level inverter has been cascaded with basic structure, which is indicated in fig. 4. It is noticeable that the magnitude of all capacitors is equal to \( V_1 = V_2 = \ldots = V_K = V_C \).

If \( V_b \) represent the magnitude of output voltage of multi-output boost converter, then to generate more number of levels, the amount of dc voltage source of three level inverter is given by the following equation

\[
V_T = \frac{V_b}{2K}
\]

or

\[
V_T = \frac{V_C}{2}
\]

In this equation, \( K \) is the number of dc bus capacitors with multi-output converter generate.

With respect to (5) or (6) and fig. 4, the number of levels and switches, IGBTs and gate drivers can be detected as (7) and (8), respectively:

\[
N_{\text{level}} = 4m - 1
\]

\[
N_{\text{switches}} = N_{\text{IGBT}} = N_{\text{driver}} = 2m + 6
\]

where \( m \) denote the number of all dc bus voltages containing multilevel inverter and three level inverter i.e. (number of \( V_1, V_2, \ldots, V_K \) and \( V_T \) ) and given by

\[
m = K + 1
\]

By combination of (7) and (8), we can calculate the number of IGBTs and drivers versus the number of levels as

\[
N_{\text{IGBT}} = \frac{N_{\text{level}} + 13}{2}
\]

A comparison between suggested topology, classical structures and three presented topologies in [12]-[14] is listed in table II for an \( n \)-level ( \( N_{\text{level}} = n \) ) output voltage from component requirements of view.

### TABLE II. COMPARISON SUGGESTED TOPOLOGY WITH CLASSICAL MULTILEVEL INVERTERS AND OTHER PRESENTED TOPOLOGIES IN [12]-[14]

<table>
<thead>
<tr>
<th>Topology</th>
<th>Power electronic components</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode clamped</td>
<td>((n-1)\times(n-2)) 0 2(n-1) (n-1)</td>
</tr>
<tr>
<td>Flying capacitor</td>
<td>((n-1)\times(n-2)/2) 2(n-1) (n-1)</td>
</tr>
<tr>
<td>Cascaded H-bridge</td>
<td>0 0 2(n-1) (n-1)/2</td>
</tr>
<tr>
<td>Presented topology in [12]</td>
<td>0 0 (3n-1)/2 (n-1)/2</td>
</tr>
<tr>
<td>Presented topology in [13]</td>
<td>0 0 (5n+11)/2 (n-1)/2</td>
</tr>
<tr>
<td>Presented topology in [14]</td>
<td>0 0 2(n-1) (n-1)</td>
</tr>
<tr>
<td>First proposed topology</td>
<td>0 0 (n+3)/2 (n-1)/2</td>
</tr>
<tr>
<td>Second proposed topology</td>
<td>0 0 (n+3)/2 (n-1)/4</td>
</tr>
</tbody>
</table>

III. SWITCHES CONTROL

For the suggested structure, the control switches is important. By controlling duty cycle of switch \( T \), the value of capacitor’s voltage of multi-output boost DC-DC converter can be adjusted [5] . For recommended multilevel inverter topology, the control of switches has been done by utilizing fundamental frequency switching technique [13]. One of the most important indexes in inverter’s performance is total harmonic distortion (THD) [13], which given by:

\[
\text{THD} = \sqrt{\frac{\sum_{m=3,5,\ldots}^{n} V_{o,m}}{V_{o,1}}} = \left(\frac{V_{o,rms}}{V_{o,1}}\right)^2 - 1
\]
where \( V_{o,m} \) is the rms of the \( m \) order component of the output voltage. \( V_{o,rms} \) and \( V_{o,1} \) being the rms values of the output voltage and the fundamental of the output voltage, respectively. The amount of \( V_{o,rms} \) and \( V_{o,1} \) are computed using the following equation, respectively.

\[
V_{o,rms} = \frac{2\sqrt{2}V_b}{\pi} \sqrt{\sum_{m=1}^{\infty} \frac{N_{level}}{m} \cos(m\theta_1)}
\]  
(12)

\[
V_{o,1} = \frac{2\sqrt{2}V_b}{\pi} \sum_{i=1}^{N_{level}} \cos(m\theta_1)
\]  
(13)

where the parameters \( \theta_1, \theta_2, ..., \theta_{N_{level}} \) are switching angles and given by the following equation:

\[
\theta_i = \sin^{-1}\left(\frac{i - 0.5}{N_{level}}\right), \quad i = 1, 2, ..., N_{level}
\]  
(14)

IV. SIMULATION RESULTS AND ANALYSIS RESULTS

To verify the performance of designed MLBI, MALAB/Simulink software simulation has been done for two different structures. The parameters used in simulations are listed in table III.

A. Four-Output DC-DC Boost Converter Linked to Nine-Level Inverter

Fig. 5 indicates a four-output boost converter which connected to a nine-level inverter without cascading three-level inverter. This inverter topology consists of 12 IGBTs and drivers circuits. This Inverter topology is able to generate nine levels (4 positive levels, 4 negative levels, and 1 zero level) with the maximum voltage of 200 V.

Table IV indicates the look-up table of switches states for nine-level boost inverter.

Fig. 6 shows the four-output boost converter capacitor’s voltage, it is clear that all of capacitor’s voltages are balanced and adjusted to almost 50 as respects the duty cycle adjusted to 0.5, it is noticeable that with variation duty cycle of switch \( T \), the amount of each capacitor’s voltage will be varied between 0 to 50V, equally.

TABLE III. USED PARAMETERS IN SIMULATIONS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltages ( (V_{in}, V_T) )</td>
<td>25 V</td>
</tr>
<tr>
<td>Capacitor ( (C) )</td>
<td>100 ( \mu )F</td>
</tr>
<tr>
<td>Inductor ( (L) )</td>
<td>1.5 mH</td>
</tr>
<tr>
<td>Duty cycle ( (T) )</td>
<td>0.5</td>
</tr>
<tr>
<td>Fundamental frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Switching frequency for DC-DC boost converter</td>
<td>15 KHz</td>
</tr>
<tr>
<td>Resistive load</td>
<td>50 ( \Omega )</td>
</tr>
<tr>
<td>Inductive load</td>
<td>10 mH</td>
</tr>
</tbody>
</table>

TABLE IV. SWITCHES STATES TO GENERATE DIFFERENT NINE-LEVELS

<table>
<thead>
<tr>
<th>States</th>
<th>( S_{1,1} )</th>
<th>( S_{1,2} )</th>
<th>( S_{2,1} )</th>
<th>( S_{2,2} )</th>
<th>( S_{3} )</th>
<th>( S_{4} )</th>
<th>( T_{1} )</th>
<th>( T_{2} )</th>
<th>( T_{3} )</th>
<th>( T_{4} )</th>
<th>( V_{O} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Fig. 7 indicates the nine-level inverter outputs after transient state in two cycles. Fig. 7 (a) and (b) shows the output voltage and output current with their relative Fast Fourier Transform (FFT) analysis, respectively.

FFT analysis shows that the THD of output voltage and output current are 9.22% and 5.89%, respectively. The FFT analysis indicates that the magnitudes of harmonics of both voltage and current waveforms are low. However, the harmonics of the current waveform are lower than the voltage waveform. It is noticeable that, for decreasing the magnitudes of harmonic components, LC filter can be utilized.

B. Three-Output DC-DC Boost Converter Connected to Fifteen-Level Inverter

To indicate more performance of the suggested structure, a three-output boost converter with fifteen-level inverter which cascaded with a three-level inverter is simulated and is shown in fig. 8. Table V shows the look-up of switches states for the fifteen-level boost inverter.

![Fig. 8. Fifteen-level cascaded boost inverter.](image)

<table>
<thead>
<tr>
<th>States</th>
<th>$S_{d1}$</th>
<th>$S_{d2}$</th>
<th>$S_{s1}$</th>
<th>$S_{s2}$</th>
<th>$S_{s3}$</th>
<th>$S_{s4}$</th>
<th>$S_{t1}$</th>
<th>$S_{t2}$</th>
<th>$S_{t3}$</th>
<th>$S_{t4}$</th>
<th>$S_{t5}$</th>
<th>$S_{t6}$</th>
<th>$S_{t7}$</th>
<th>$S_{t8}$</th>
<th>Output Voltage (V_o)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>+25</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>-25</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>+50</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-50</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>+75</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-75</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>+100</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-100</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>+125</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-125</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>+150</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-150</td>
</tr>
<tr>
<td>14</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>+175</td>
</tr>
<tr>
<td>15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>-175</td>
</tr>
</tbody>
</table>
The simulated output voltage and current waveforms are shown in Fig. 9. The THD of the output voltage and current waveforms are 5.42% and 2.57%, respectively. Comparing the output voltage and current waveforms indicates that the output current waveform is more similar to the ideal sinusoidal waveform than the output voltage because the R–L load acts as a low-pass filter.

Also, Fig. 10 shows the waveforms of input voltage source ($V_{in}$) and balanced voltages of boost converter’s capacitors. The amount of capacitor’s voltage is almost 50V. As can be seen, by cascading three-level inverter, the balancing of capacitor’s voltages of the multi-output boost converter is held fixed without changing.

Fig. 9. Nine-level inverter outputs; (a) Output voltage and its FFT analysis (THD=5.42%), (b) Output current and its FFT analysis (THD=2.57%).

Fig. 10. Input voltage and balanced voltage of each capacitor for three-output boost converter.

V. CONCLUSION

This study presented a new structure of power electronic converter for photovoltaic applications. A multi-output DC-DC boost converter was used to provide several self-balanced voltage levels and only one driven switch. Also, a new multilevel inverter topology is proposed and then to reduce costs, control complexity and increasing reliability, the proposed topology inverter is modified by cascading three-level inverter. Then, both proposed topologies compared with conventional multilevel inverters and other multilevel inverter topologies to reveal advantages of recommended inverter topology. Fundamental frequency switching strategy is utilized to turn on and turn off inverter switches. Finally, two different structures including four-output boost converter linked to nine-level inverter and three-output converter linked to fifteen-level inverter simulated to verify performance of the structure.

REFERENCES


New Configuration of Power Electronic Converter for Photovoltaic Systems with a New Inverter Topology

29th Power System Conference - 2014 Tehran, Iran


لینک های مفید

عضویت در خبرنامه

کارگاه های آموزشی

سری‌های تخصصی

فیلم‌های آموزشی

بلاگ مرکز اطلاعات علمی

سوپرا های ویژه

موضوعات داغ بهار 1400