FULLY DIFFERENTIAL CURRENT BUFFERS BASED ON A NOVEL COMMON MODE SEPARATION TECHNIQUE

S. J. Azhari*

Iran University of Science and Technology (IUST), Electrical and Electronic Engineering Faculty, Electronics Research Center
azhari@just.ac.ir

L. Safari

Iran University of Science and Technology (IUST), Electrical and Electronic Engineering Faculty, Electronics Research Center
gleilasafari@yahoo.com

*Corresponding Author

(REceived: July 14, 2010 – Accepted in Revised Form: September 15, 2011)


Abstract In this paper a novel common mode separation technique for implementing fully differential current buffers is introduced. Using the proposed method two high CMRR (Common Mode Rejection Ratio) and high PSRR (Power Supply Rejection Ratio) fully differential current buffers in BIPOLAR and CMOS technologies are implemented. Simulation results by HSPICE using 0.18 μm TSMC process for CMOS based structures in 1.4V supply voltage and transistor models NUHFARRY and PUHFARRY for BJT based one in 1.6V supply voltage show CMRR of 32.9dB and 33.1dB for CMOS based and BJT based fully differential current buffers respectively. The proposed fully differential current buffers show PSRR- of 114dB and 116dB in CMOS and BIPOLAR technologies respectively while their PSRR+ are 100dB and 109dB respectively. The proposed common mode separation technique can also be arranged in partial positive feedback configuration to provide high current gain too. Simulation results of this configuration in CMOS technology show current gain and CMRR of 20.86dB and 53.91dB respectively. The proposed method tends to be a fundamental technique in current mode signal processing capable to be much further improved and utilized. Favorably, corner case simulation results of the proposed structures prove their robustness against technology process.

Keywords Common Mode Separation Technique, Fully Differential Current Buffer, Fully Differential Operation, High CMRR Current Input Stage, High PSRR, Low Voltage Design.

1. INTRODUCTION

An analog circuit design using the current mode approach has recently gained considerable attention. High slew rate, high bandwidth, simple circuitry and low voltage operation are some advantages of

IJE Transactions B: Applications Vol. 24, No. 3, October 2011 - 237

www.SID.ir
current mode circuits compared to voltage mode ones [1-3]. Low voltage operation of current mode circuits has gained more importance due to semiconductor technology down scaling and reliability issues [4]. This scaling has also led to the popularity of mixed-signal design in System-on-Chips (SOCs) which analog and digital circuits are assembled on one chip. Thus, along with low voltage operation, analog designers have to concern about power and ground fluctuations caused by the switching of the digital portion of mixed analog-digital circuits. As a result low voltage current mode structures with high PSRR and high CMRR which are able to suppress power and ground coupled noise as well as unwanted common mode signals are critically needed.

Current buffers are main building blocks of current mode signal processing circuits. Their main characteristics are low input impedance, high output impedance and a current gain of unity. A few application examples are as follows:

1- They are used to isolate the on-chip circuitry from the large parasitic capacitances at the chip input pads to allow taking full advantage of the speed capabilities of the current-mode circuits [5].

2- Voltage mode circuits can be converted to their current mode counterparts using Adjoint network theorem based on current buffers [6-7].

3- Current buffers are used in high bandwidth data communication applications [8-9].

4- Various types of filters and oscillators can be implemented using current buffers [10-11].

5- Current buffers are used at the input stage of most current mode circuits especially current mode amplifiers [12-13].

As fully differential signal processing is commonly used in many fields mainly because of its inherent immunity to common mode signals, clock feed through, interferences and other types of common mode disturbances [1, 14-15], a fully differential current buffer is more beneficial especially in the case of Mixed Mode designs.

The most popular types of current buffers are common gate (CG) in CMOS technology, common base (CB) in BJT technology [8, 16-17] and various types of current mirrors which are employed in current mode circuits [18-20]. The second-generation current conveyor (CCII) can also be used as current buffer [21]. Unfavorably due to the employment of voltage-mode followers, such current buffers lose most of the potentials of current mode signal processing. A common problem in all above mentioned current buffers is that they are in single input single output arrangement and therefore their output currents are sensitive to all types of unwanted input signals and disturbances.

In [22-23] common mode feedback (CMFB) has been used to design fully differential current buffers based on CB and CG stages. Common mode feedback applied on CB stage in [22] has resulted in a current gain of -12dB and CMRR of 28dB. Low current gain and the need for additional current mirrors (to subtract the ‘upper’ and ‘lower’ output collector currents to provide a balanced high impedance differential output) which further increase chip area and power consumption are major drawbacks of current buffer reported in [22]. It is also in BJT technology and requires very large supply voltage. The CMFB based fully differential current buffer reported in [23] needs fully balanced inputs which limits its application. On the other hand in the structures including CMFB, stability conditions should be maintained which complicates the design procedure [24-25].

The orderly current buffer (OCB) introduced in [26] has fully differential structure based on CB stage. It achieved high CMRR and fully differential operation employing a novel negative feedback based technique. Unfavorably it has high power consumption (6.7mW or larger) and its stability conditions should be considered in the design procedure. On the other hand, it is implemented in BICMOS technology which is very expensive.

Three fully differential current buffer topologies were reported in [27]. In these topologies multiple current buffers were used to subtract input signals as is shown in Fig.1. Some drawbacks of these topologies are; increased power consumption and chip area, unbalanced input impedances (in Fig.1-a), lower output impedance (in Fig.1-b), needing tight matching between current buffers (especially in Fig.1c).

Properly connected current mirrors along with common gate stage can also be used to design fully differential current buffer [28]. In this approach, matching between P type and N type current mirrors are very difficult. Mismatching between current
mirrors results degraded CMRR and PSRR for fully differential current buffers employing this approach. Although the method used in [7, 29-30] for designing fully differential current buffers was successful in reducing common mode currents, however it produced CMRR which is very sensitive to the transistors parameters. Due to the increasing importance of fully differential structures, in this work a new common mode separation technique is introduced to design high CMRR fully differential current buffers. In the proposed method, a common mode separation circuit is connected in parallel with CG or CB current buffers input terminals which act in a way that provides a low impedance path to ground for unwanted common mode inputs preventing them to flow through the main current mode circuit. On contrary, this novel circuit has very high input impedance for differential mode inputs thus facilitates these inputs to reach the current buffer output terminals. As in the proposed approach common mode signals are separated from differential mode ones, we call it ‘common mode separation technique’. The interesting property of this method is that in the case of common mode signals it provides both a low impedance path to ground and high input impedance through the main body of current buffer. This double action doubly rejects common mode signals. It is worth nothing that unlike some of the previously used methods, the proposed method does not need balanced inputs for proper operation. This feature thus, both In section II basic concept of the proposed idea is described and two fully differential current buffers based on CG and CB stages are presented. Section III includes the proposed high current gain stage. Simulation results are presented in section IV and finally section V concludes this paper.

2. PROPOSED FULLY DIFFERENTIAL CURRENT BUFFERS

2.1. Implementation of Common Mode Separation Circuit Conceptual schematic of the proposed idea is shown in Fig. 2a. To separate differential mode input signals from unwanted common mode ones, the proposed common mode separation circuit is connected to inputs of current mode circuit in parallel. In the case of common mode inputs as is shown in Fig. 2b, it opens a low
impedance path to ground for common mode currents. But in the case of differential mode inputs common mode separation circuit provides a high input impedance and differential mode input currents are directly conducted to the output of the main current mode circuit as is shown in Fig. 2c. Common mode separation circuit can be implemented using either CMOS or BJT transistors. It can also be applied to both CG and CB stages as will be shown next in this section.

Implementation of common mode separation circuit in CMOS technology is shown in Fig. 3 which can be implemented in BIPOLAR technology in the same way. It consists of M1-M2 differential pair, M3 level shifter and M3-M4 NMOS transistors. Voltage at the source node of differential pair, i.e. K node, plays an important role in the operation of the proposed common mode separation circuit. In the case of differential mode inputs, voltage at node K will be at virtual ground due to the M1-M2 differential pair action. This will make M3-M4 NMOS transistors gate voltages, i.e. KK node, at virtual ground (via M5 level shifter) and their differential mode drain currents equal to zero. Since source nodes of M3-M4 transistors are connected to VSS, the gate-source small signal voltages of those transistors become zero too. As the result, a high impedance (equal to the output impedance of M3-M4 transistors i.e. ro3,4) path is provided for differential mode currents which allows only a negligible portion of differential mode input currents to be drown by common mode separation circuit, leaving ideally the whole differential input currents to get the output terminals of current buffer.

In the case of common mode inputs, voltage at node K will be roughly equal to input nodes voltages i.e. V_K = V_A = V_B. This is mainly due to the voltage tracking action of M1-M2 differential pair. Equality of input terminals voltages with node K voltage (and node KK voltage) implies that gate-drain voltage of M3-M4 NMOS transistors is equal to zero. Hence M3-M4 transistors act as diode connected transistors providing a low input impedance path of 1/gm3,4 for common mode currents in which gm3,4 is transconductance of M3-M4 transistors. As a result in the case of common mode inputs, M3-M4 transistors directly conduct the

Figure 2. Conceptual schematic of the proposed idea a) basic form b) in common mode configuration c) in differential mode configuration
input common mode currents to ground, allowing ideally, zero common mode current to get the output terminal of current buffer. In Figures 5 and 6 the proposed common mode separation circuit is applied to CG and CB stages respectively to separate differential mode currents from unwanted common mode ones in order to design a fully differential current buffer.

2.2. Fully Differential Current Buffer Design Based on Common Mode Separation Technique

Fig. 4 shows two CG stages which were conventionally used to process differential signals. In this configuration $M_{N1}-M_{N2}$ are common gate transistors biased through $I_{bias}$ current sources and $M_B$ transistor. Current mirrors $M_{m1}-M_{m2}$ and $M'_{m1}-M'_{m2}$ transfer the input signals to the loads. In this configuration, both unwanted common mode currents and differential mode ones are transferred to the loads resulting in a CMRR of zero dB for the current buffer of Fig. 4.

The proposed fully differential current buffer is shown in Fig. 5. It is constructed by adding the proposed common mode separation circuit of Fig. 3 to the inputs of conventional current buffer of Fig. 4. It utilizes $M_{N1}-M_{N2}$ CG stages and common mode separation circuit implemented with $M_3-M_4$ transistors. Favorably $M_3-M_4$ transistors of the common mode separation circuit are also used to bias $M_{N1}-M_{N2}$ transistors. The gate nodes of $M_{N1}-M_{N2}$ are connected to K node of the common mode separation circuit. Interestingly the proposed fully differential current buffer of Fig. 5 has only three more transistors compared to conventional one of Fig. 4.

It is convenient to explain the operation of the proposed fully differential current buffer of Fig. 5 by defining input signals ($I_{in^+}$ and $I_{in^-}$) in terms of their common mode and differential mode components as:

$$I_{in^+} = \frac{I_d}{2} + I_c$$

$$I_{in^-} = \frac{I_d}{2} + I_c$$

Where:

$$I_c = \frac{I_{in^+} + I_{in^-}}{2}$$

$$I_d = \frac{I_{in^+} - I_{in^-}}{2}$$

In the case of common mode inputs where $I_{in^+}=I_{in^-}=I_c$, the input terminals' voltages are equally proportional to input common mode currents, i.e. $V_A=V_B=\alpha I_c$. Due to voltage tracking action of $M_1-M_2$ differential pair, voltage at node K will be roughly equal to the input terminals voltages i.e. $V_K=V_A=V_B$. This implies a zero gate-source voltage for $M_{N1}-M_{N2}$ transistors in common gate stages. As explained earlier, in the case of common mode inputs, $M_3-M_4$ gate-drain voltages are also equal to zero turning these transistors to diode connected ones which provide a low impedance path of $1/gm_{3,4}$ to ground for common mode currents. As a result drain current of $M_1-M_4$ is equal to common mode input currents and due to zero gate-source voltage of $M_{N1}-M_{N2}$, their common mode drain current will be zero. On the other hand, $M_{N1}-M_{N2}$ transistors in common gate stages have zero gate-source voltage and show high output impedance of $r_{on}$ for common mode currents in which $r_{on}$ is output impedance of $M_{N1}-M_{N2}$ transistors. Common mode gain of fully differential current buffer of Fig. 4 can be found from:

$$A_c = (1-a)gm_{N1,N2} + \frac{1}{1+gm_{3,4}r_{on}}$$

Figure 3. Implementation of common mode separation circuit in CMOS technology
where, $gm_{N1,N2}$ and $ro_N$ are transconductance and output resistance of $M_{N1}-M_{N2}$ transistors respectively and "a" is common mode voltage gain between input terminals (i.e. A and B) and node K which can be represented as:

$$a = \frac{2gm_p (R_{bias_1} + R_{bias_2})}{1 + 2gm_p (R_{bias_1} + R_{bias_2})} \quad (5-1)$$

In which, $gm_p$ is $M_1-M_2$ transistors transconductances, $R_{bias_1}$ and $R_{bias_2}$ are equivalent output resistances of $I_{bias_1}$ and $I_{bias_2}$ current sources respectively.

In the case of differential mode inputs ($I_{in+} = I_{in-} = 0.5I_d$), $M_1-M_2$ differential pair makes node K to be at virtual ground. As is explained before for Fig. 3, $M_3-M_4$ transistors show high impedance of $ro_{3,4}$ for differential mode input signals. Hence a negligible portion of differential mode input currents will flow into $M_3-M_4$ transistors via $ro_{3,4}$. On the other hand, gate terminal of $M_{N1}$ and $M_{N2}$ transistors will be at virtual ground while their source nodes are at $V_B$ and $V_A$ respectively making gate-source voltage of $M_{N1}$ and $M_{N2}$ equal to $-V_B$ and $-V_A$ respectively. As a result $M_{N1}-M_{N2}$ will perform as simple CG stages providing low impedance paths of $1/gm_{N1,N2}$ to outputs (in which $gm_{N1,N2}$ are transconductances of $M_{N1}-M_{N2}$ transistors) for differential mode input signals. Differential mode gain of the proposed buffer can thus be found from:

**Figure 4.** Conventional fully differential CG based current buffer

**Figure 5.** Proposed fully differential current buffer in CMOS technology

**Figure 6.** Proposed fully differential current buffer in BIPOLAR technology
Using (5) and (6), the resulted CMRR for the proposed current buffer will be as:

$$CMRR = \frac{A_0}{A_c} = \frac{gm_{N1,N2,ro_{3,4}}(1+gm_{1,4,ro_{N1,N2}})}{[(1-a)gm_{N1,N2}(1+gm_{1,4,ro_{N1,N2}})+1][1+gm_{N1,N2,ro_{3,4}}]}$$

Assuming, $a \approx 1$ and $gm_{N1,2,ro_{3,4}} > 1$ simplifies CMRR as:

$$CMRR = ro_{N1,N2,4}gm_{3,4}$$

Fig. 6 shows the BJT version of the fully differential CB stage implemented with common mode separation technique. In this structure, $M_{N1-MN2}$ along with $M_{1-M2}$ transistors forms the common base stages and the proposed common mode separation circuit is formed with $M_{3-M4}$ NMOS transistors, $M_{1-M2}$ differential pair and $M_5$ level shifter. The operation of this circuit is the same as its CMOS counterpart. Note that for simplicity, load current mirrors are not shown.

### 2.3. Common Mode Separation Technique in Partial Positive Feedback Configuration

The proposed common mode separation technique can be arranged in a partial positive feedback configuration to provide a high differential current gain and higher CMRR and PSRR. This configuration in CMOS technology is shown in Fig. 7. As is shown in Fig. 7, in this structure, the gates of $M_{N1-MN2}$ NMOS transistors in common mode separation circuit are directly connected to the input nodes (instead of node KK in Fig. 3) and gates of common gate NMOS transistors ($M_{N1-NM2}$) are connected to the source node of differential pair ($M_{1-M2}$) i.e. $K$ node. For simplicity, PMOS current mirrors and loads are not shown.

In the case of common mode inputs, both input nodes have equal voltage i.e. $V_{A}=V_{B}=V_{C}$, so the drain-gate terminals of $M_{1-M2}$ NMOS transistors are short circuited and hence these transistors act as diode connected transistors providing a low impedance path to ground for common mode signals. Meanwhile, voltage of node $K$ is approximately equal to the input node's voltages because of the voltage tracking action of differential pair ($M_1-M_2$) in common mode separation circuit. So the gate-source of $M_{N1-MN2}$ transistors will be zero and negligible common mode current will flow into these transistors through their output impedances.

The proposed structure of Fig. 7 has a very interesting operation in the case of differential mode inputs. In this mode, gates of $M_{N1-MN2}$ transistors become virtual grounded (because these nodes are directly connected to the source of $M_{1-M2}$ differential pair which is at virtual ground in differential mode) so these transistors will act as simple common gate stages with input resistance of $1/gm_{N1,N2}$ but $M_{1-M4}$ NMOS transistors establish a partial positive feedback loop which can be used to produce both high gain and high CMRR. It can be proved that the differential mode current gain due to partial positive feedback can be found from:

$$\eta = \frac{gm_{3,4}}{gm_{N1,N2}}$$

As stated in [31-32], by proper choosing of $\eta$ so that $0<\eta<1$, a high gain and stable current input stage can be obtained. Using (9) the CMRR of the proposed circuit of Fig. 7 becomes as:

$$CMRR \approx ro_{N1,N2,4}gm_{3,4} \frac{n}{1-\eta}$$

As can be seen from (10), structure of Fig. 7 has higher CMRR compared to proposed current buffers.

### 3. SIMULATION RESULTS

To verify the potentials of the proposed common mode separation technique, proposed fully differential current buffers of Figs. 5 and 6 along with high current gain stage of Fig. 7 are designed and simulated by HSPICE using 0.18µm CMOS process parameters for MOS based structures and transistor models NUHFARRY and PUHFARRY [33] for BJT based one. The used bias currents and voltages are shown in Table 1. Transistors aspect ratios in CMOS based circuits are also presented in...
Table 2. Those are chosen to get the best possible and reliable results following relations (5) through (10). As in the case of Fig. 5, output currents of the proposed circuits in Figs. 6 and 7 are transferred to the loads using simple current mirrors. In the CMOS based structures, used aspect ratios in all current mirrors and current sources are 50µm/0.5µm. The used load in the simulations is a 1kΩ resistor parallel with 1pF capacitor. In practice, the CB block is mostly used in current mode processing where the impedance of the output node is so low that acts dominantly resistive.

Current gain (Ai) frequency performance of the proposed structures are shown in Fig. 8 which show current gains of -0.2dB and -0.53dB for the proposed current buffers of Fig.5 and Fig.6, respectively. This implies that common mode separation circuit takes a negligible portion of differential mode currents causing its large portion to be flown through CB and CG stages. Proposed common mode separation circuit has also successful operation in partial positive feedback configuration which results a current gain of 20.86dB for the proposed current gain stage of Fig. 7. The -3dB frequencies are 144MHz and 49.7MHz for the proposed CMOS based and BJT based current buffers, respectively. High current gain stage has also a high -3dB frequency of 80.3MHz.

Fig. 9 shows CMRR frequency performance of the proposed structures. It proves successful operation of the proposed common mode separation technique in alleviating common mode inputs. The resulted CMRR are 32.9dB, 33.1dB and 53.91dB for the CMOS based current buffer of Fig. 5, BJT based current buffer of Fig.6 and CMOS based current gain stage of Fig. 7, respectively. The frequencies at which CMRR approaches 0dB are 675MHz, 385MHz and 3700MHz for the CMOS based current buffer of Fig. 5, BJT based current buffer of Fig. 6 and current gain stage of Fig. 7, respectively. These results prove the great strength of the proposed common mode separation technique in eliminating high frequency unwanted common mode signals.

Stability of the proposed current gain stage is investigated by applying a step input with amplitude of ±1µA. The resulted outputs are shown in Fig. 10 which prove its sufficient stability.

To examine the ability of the proposed circuits in rejecting supply and ground coupled noises, their PSRR performance are also investigated. Results are shown in Fig. 11 which show high PSRR for the proposed structures.

Simulation results are summarized in Table 3. The reported power dissipation also includes the bias circuitry that consists simple (two transistors) current sources and consumes very few power. Corner case simulation results are also studied and reported in Table 4 which shows a robust performance for the proposed current buffers.
Figure 8. Ai frequency performance of proposed structures

Figure 9. CMRR frequency performance of proposed structures

Figure 10. Step response of high current gain stage
TABLE 3. Proposed Current Buffers (CB) and high current gain stage specifications

<table>
<thead>
<tr>
<th>Proposed current buffer specifications</th>
<th>Proposed current buffer</th>
<th>High Current Gain Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>In CMOS</td>
<td>In Bipolar</td>
</tr>
<tr>
<td>$A_d$ (dB)</td>
<td>-0.2</td>
<td>-0.54</td>
</tr>
<tr>
<td>$f_{-3dB}$ (MHz)</td>
<td>144</td>
<td>49.7</td>
</tr>
<tr>
<td>CMRR (dB)</td>
<td>32.9</td>
<td>33.1</td>
</tr>
<tr>
<td>$f_T$ of CMRR ($f_{CMRR}=0$dB)</td>
<td>675MHz</td>
<td>385Mhz</td>
</tr>
<tr>
<td>PSRR$-$ (dB)</td>
<td>114</td>
<td>116</td>
</tr>
<tr>
<td>PSRR$+$ (dB)</td>
<td>100</td>
<td>109</td>
</tr>
<tr>
<td>$P_D$ ($\mu$W)</td>
<td>179</td>
<td>379</td>
</tr>
</tbody>
</table>
Simulation results of the proposed current buffers are compared with other related works in Table 5. As can be seen, the proposed current buffers offer low voltage operation compared to others. The BJT version of the proposed current buffer also has very low power consumption compared to other BJT based current buffers while that of CMOS version is much less than other CMOS types and comparable with that of the best one (to be notified that the consumed power reported for [29] excludes the power of bias circuitry which is some tens micro watts).

4. CONCLUSION

This paper proposes a novel method to design fully differential current buffers. In the proposed method, common mode currents are conducted to ground while differential mode ones are forwarded to the output loads. It is thus called Common Mode Separation technique. The proposed technique combined with partial positive feedback is used to design low power and low voltage high gain current input stages.

TABLE 4. Corner case simulation results of the proposed Current Buffer (CMOS) and high current gain stage specifications

<table>
<thead>
<tr>
<th></th>
<th>CMOS CB</th>
<th>High Current Gain Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ad (dB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td>-0.16</td>
<td>25.5</td>
</tr>
<tr>
<td>FS</td>
<td>-0.48</td>
<td>5.33</td>
</tr>
<tr>
<td>SF</td>
<td>0.38</td>
<td>29.2</td>
</tr>
<tr>
<td>FF</td>
<td>-0.01</td>
<td>20.4</td>
</tr>
<tr>
<td>f-3dB (MHz)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td>175M</td>
<td>259M</td>
</tr>
<tr>
<td>FS</td>
<td>384M</td>
<td>47.7M</td>
</tr>
<tr>
<td>SF</td>
<td>370M</td>
<td>90.7M</td>
</tr>
<tr>
<td>FF</td>
<td>196M</td>
<td>43.4M</td>
</tr>
<tr>
<td>CMRR (dB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td>27.2</td>
<td>48.8</td>
</tr>
<tr>
<td>FS</td>
<td>19.1</td>
<td>16.4</td>
</tr>
<tr>
<td>SF</td>
<td>32.9</td>
<td>65.9</td>
</tr>
<tr>
<td>FF</td>
<td>33.6</td>
<td>55.8</td>
</tr>
<tr>
<td>fT of CMRR (at which CMRR=0dB)</td>
<td>10GHz</td>
<td>3.5GHz</td>
</tr>
</tbody>
</table>

TABLE 5. Comparison of the proposed current buffers with other related works

<table>
<thead>
<tr>
<th>Refs.</th>
<th>Technology</th>
<th>Ad Value (dB)</th>
<th>f-3dB (MHz)</th>
<th>CMRR (dB)</th>
<th>Supply Voltage</th>
<th>Power dissipation</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>[22]</td>
<td>BJT</td>
<td>-12dB</td>
<td>NA</td>
<td>52dB</td>
<td>NA</td>
<td>NA</td>
<td>1990</td>
</tr>
<tr>
<td>[23]</td>
<td>CMOS</td>
<td>-6.02dB</td>
<td>&gt;37MHz</td>
<td>38dB</td>
<td>5V</td>
<td>22mW</td>
<td>1998</td>
</tr>
<tr>
<td>[26]</td>
<td>BJT</td>
<td>66dB</td>
<td>831MHz</td>
<td>55dB</td>
<td>±1.5V</td>
<td>6.7mW</td>
<td>2010</td>
</tr>
<tr>
<td>[27]</td>
<td>CMOS</td>
<td>NA</td>
<td>57MHz</td>
<td>50dB</td>
<td>±1.5V</td>
<td>NA</td>
<td>2010</td>
</tr>
<tr>
<td>[28]</td>
<td>CMOS</td>
<td>6dB</td>
<td>1.25MHz</td>
<td>62dB</td>
<td>5V</td>
<td>3mW</td>
<td>1991</td>
</tr>
<tr>
<td>[29]</td>
<td>CMOS</td>
<td>0.1dB</td>
<td>369MHz</td>
<td>98dB</td>
<td>±0.75V</td>
<td>0.135mW</td>
<td>2010</td>
</tr>
<tr>
<td></td>
<td>proposed</td>
<td>0.172dB</td>
<td>144MHz</td>
<td>32.9</td>
<td>1.4V</td>
<td>0.179mW</td>
<td>2011</td>
</tr>
<tr>
<td></td>
<td>BJT</td>
<td>-0.54dB</td>
<td>49.7MHz</td>
<td>33.1</td>
<td>1.6V</td>
<td>0.379mW</td>
<td>2011</td>
</tr>
</tbody>
</table>
Based on the proposed method, two fully differential current buffers and a high gain current input stage are introduced and simulated presenting a sufficiently high CMRR and PSRR. Simplicity is another important characteristic of the proposed method. There is no need to concern about stability conditions in the proposed structures. Compared to conventional current buffers, the proposed one has only three more transistors while offering high CMRR and true fully differential operation. This technique is at the beginning of its life and is gifted much more capabilities to be opened and improved by further attentions of interested researchers.

5. REFERENCES


25. Duque-Carrillo, J.F., “Control of common-mode component


33. Intersil, Transistor arrays HFA 3046, HFA 3096, HFA 3127, HFA 3128, Data sheet, www

IJE Transactions B: Applications

Vol. 24, No. 3, October 2011 - 249